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Abstract—In this paper, a new project named Context Switch-
ing Reconfigurable Hardware for Communication Systems (COS-
RECOS) is introduced. The project started autumn 2009 and
consists of applying reconfigurable hardware technology (Field
Programmable Gate Arrays - FPGAs) for designing high per-
formance run-time reconfigurable computing architectures for
communication systems. The overall goal of the project is to con-
tribute in making run-time reconfigurable systems more feasible
in general. This includes introducing architectures for reducing
reconfiguration time as well as undertaking tool development.
Case studies by applications in network and communication
systems will be a part of the project. The paper describes
how we plan to address the challenge of changing hardware
configurations while a system is in operation. An overview of
promising initial approaches is also included.
I. INTRODUCTION
Until the introduction of multitasking operating systems
around 1985, processors would run one program at a time.
The program would be uploaded at startup and be running
until finished. There would be no swapping to other programs
during execution of a given program. With today’s multitask-
ing operating systems, it would often be the exception not
performing multitasking for software. This is in contrast to
hardware which normally is static at run-time even though
reconfigurable hardware is programmable at run-time. How-
ever, in this project – called Context Switching Reconfig-
urable Hardware for Communication Systems (COSRECOS),
architectures where the hardware configuration is dynamically
changed (i.e. context switching) will be investigated [1].
The main contributions of the project are expected to be:
• Develop new architectures and tools to make run-time
reconfiguration easier to use.
• Develop platforms for fast and reliable reconfiguration.
• Undertake case studies with focus on communication
applications.
We regard that both architectures and tools would be needed
to make run-time reconfigurable hardware more applicable.
The project is funded by the Research Council of Norway
and a number of researchers are adressing the challenges in the
project. The next section gives some background information,
followed by an overview of benefits and possible approaches
in section III. Initial approaches are included in Section IV
with Section V concluding the paper.
II. BACKGROUND
Reconfigurable computing has grown to become an im-
portant and large field of research. Reconfigurable systems
are designed either by using commercial Field Programmable
Gate Arrays (FPGAs) or by having new FPGA-like devices
developed. A survey of can be found in [2]. The most common
target technology is FPGAs. In addition to fine-grained FPGA
devices, several coarse-grained architectures (e.g. the PACT
XPP processor array [3]) have been developed to implement
reconfigurable systems. However, the COSRECOS project is
targeting FPGA technology. It is substituting the configuration
bitstream of the FPGA at run-time we think of by context
switching reconfigurable hardware.
A. Applications
The approach of applying reconfigurable logic for data
processing has been demonstrated for a number of years ago
in areas such as video transmission, image recognition and
various pattern-matching operations (handwriting recognition,
face identification) [4]. Another area of interest is wireless sys-
tems where tremendous computational capabilities are needed
to allow for high data rates in the future [5]. Automotive
electronic systems are expected to gain large benefit from
adaptive reconfigurable hardware [6].
A platform for network applications – called The Field-
programmable Port Extender (FPX), has been implemented,
see [7]. It is a generic platform with network interfaces that
has been used in a wide variety of applications: route Internet
packets; compress, encrypt, and buffer data; transcode motion
JPEG images; and process multiple flows of video. By using
FPGA hardware, rather than a microprocessor, the packet
processor can perform full processing of packet payloads at
Gigabit rates. The development of the FPX platform demon-
strates a valuable use of FPGA technology in routers and
other network equipment. The hardware of the system will
evolve over time as packet processing algorithms and protocols
progress, as stated in [8].
We have been conducting research on several different
application areas of reconfigurable logic. An architecture for
providing a fast (in the Gigabit range) network security system
(called Network Intrusion Detection Systems (NIDS)) has
been proposed. The detection engine (rule matching) in the
open source network intrusion detection system Snort has been
implemented in [9]. Further, stateful inspection is applied in
NIDS in [10]. By checking the handshakes in a communication
session, it provides a more advanced network checking than
firewalls.
We have demonstrated the benefits of undertaking data
processing in reconfigurable logic for applications like string
matching [11] and image filtering [12]. An FPGA implemented
processor architecture with adaptive resolution has been intro-
duced in [13]. This allows for a variable resolution in data
variables at run-time.
B. Architectures
For integrating several modules into an FPGA-based-system
at run-time, an on-FPGA communication architecture is used
to provide communication between the static part of a sys-
tem and the reconfigurable modules. For simpler systems,
where only one module can be exclusively placed inside a
reconfigurable region (what we call island style), connection
primitives called busmacros have been proposed by Xilinx
that provide simple point-to-point connections between a static
system and a reconfigurable region [14]. The vendor Xilinx
is currently using dummy connection logic (called proxy
logic) for interfacing reconfigurable modules [15] in their
recent partial design flow. This approach is actually not a
real communication architecture as it does not result in a
special structure for the routing between a static system and
reconfigurable modules. As a consequence, modules are bound
to particular placement positions and cannot be relocated in
systems that provide multiple reconfigurable regions.
A more advanced architecture has been proposed in [16].
There, a bus architecture allows to connect multiple modules in
a combined shared region in a one-dimensional manner (what
we call slot style). An on-FPGA communication architecture
that considers streaming data connections between modules
that can be placed in two dimensions (grid style) has been
proposed in [17] for signal processing applications.
The ReCoBus project [18] addresses high performance, re-
source efficiency and flexibility for on-FPGA communication
at the same time. It provides a backplane bus (called ReCoBus)
for slave and master communication as well as channels for
data streaming among modules that are called I/O bars. The
original project was limited to Xilinx Virtex-II and Spartan-3
FPGAs but the tool has recently been extended to support the
latest FPGA devices as well (see section IV).
III. FPGA BASED ARCHITECTURES
This section includes a brief overview of how FPGAs can be
applied in adaptive systems [19]. We can distinguish between
three different degrees of FPGA reconfiguration providing
configurable computing:
• Static: The configuration within the FPGA is the same
throughout the lifetime of the system. This means no
adaptivity at run-time.
• Upgrade: The configuration is changed from time to time
for bug fixes or functional upgrades. This represents rare
reconfiguration.
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Fig. 1. Illustration of a run-time reconfiguration of FPGA.
• Run-time: A set of configurations are available which
the FPGA switch between at run-time. This could provide
several benefits as described below.
Most applications are implemented by applying the static
approach – i.e. no reconfiguration. However, upgrading of
systems have recently become more common. This allows the
configuration to be upgraded when bugs are found or when
the functionality of the system is to be changed. In the future,
automatic dynamic products will probably arrive. These could
autonomously upgrade the hardware as the environment (or
data) changes or when bugs are detected in the system. One
promising approach based on this idea is evolvable hardware
[20].
The objectives for implementing run-time reconfigurable
systems are:
• Space/cost/power reduction
• Speeding up computation
• Substituting data/patterns in hardware realized search
filters
If not all functions in a system are needed at the same time
(i.e. functions are mutually exclusive), we can substitute a part
of the configuration at run-time as seen in Figure 1. Function
A contains the parts of the system that always need to be
present – i.e. the static part of the system. However, part B
and C are not needed concurrently and can be assigned to
the same resources (location) in the FPGA. An example of
such an application can be a multi-functional handheld device
with e.g. mobile phone, MP3 player, radio and camera. For
most purposes, a user would normally not apply more than
one of these functions at a time. Thus, instead of having
custom hardware for each function, it could be efficient having
a reconfigurable system where only the active function is con-
figured. This would allow for a smaller hardware device which
leads to reduced cost and for some systems reduced power
consumption. Such benefits are important in a competitive
market.
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Fig. 2. Illustration of a run-time reconfigurable FPGA compared to a static
FPGA.
The application area for run-time reconfiguration for com-
putational speedup is depicted in Figure 2. Swapping be-
tween successive configurations can give a hardware system a
considerable throughput compared to having a general static
FPGA configuration. If a task A can be partitioned into a
set of separate sub-tasks (A.1, A.2 and A.3 in the example
in the figure) to be executed one after the other, an FPGA
configuration can be designed for each of them. Thus, each
configuration is optimized for one part of the computation.
During run-time, context switching (CSW) is undertaken and
the total execution time for the task in the given example is
reduced.
For instance, when considering a secured SSL connection,
the asymmetric key exchange can be a first sub-task. The result
of this first step is a session key that can then be used by the
second sub-task that encodes the entire data using a symmetric
cipher. By spending more resources on each particular sub-
task, a higher level of parallelism is obtained, and hence, a
speed-up might be achieved. The context switching time would
have to be short compared to the computation time, to reduce
the overhead of switching between the different configurations.
Since commercially available FPGAs do not yet provide
configuration switching in one or a few clock cycles, download
time is often the main obstacle against effective run-time
reconfiguration. There has been undertaken some work based
on run-time reconfiguration of FPGAs. The main experience
seems to be that FPGAs are requiring a (too) long reconfig-
uration time, and we regard this as the key challenge when
designing context switching systems. The granularity of the
sub-tasks is critical and the amount of computation to be
undertaken in each sub-task should be sufficient large to pay
of the configuration overhead [21], [22]. That is, the size of
the sub-tasks should be chosen so that the total processing
time including context switching is minimized.
Many devices require the complete configuration bitstream
to be downloaded in one operation. The download time then
increases with the size of the device. The challenge with long
download time is further addressed in the next section.
A. Approaches to Reducing Reconfiguration Time
The project will focus on research for developing new ar-
chitectures that can reduce the problems of applying commer-
cial FPGA technology to run-time reconfigurable computing.
Rather than focusing on FPGA only as an ASIC (Application-
specific integrated circuit) like accelerator for speeding up
computation – as in many research projects, we will also
emphasize on switching configurations at run-time. That is,
replacing parts of the user logic inside the FPGA while other
parts operate uninterrupted. This could also comprise storing
and recovering internal states of hardware modules. By this
approach, we would like to have a focus on both reduced cost
and power consumption as well as additional computational
speedup. However, some systems would have to be limited to
one of these priorities. By developing new architectures and
algorithms, we will try to come up with systems making run-
time reconfigurable hardware more usable.
Challenges of run-time reconfiguration in FPGA to be
addressed in the project are as follows:
• Reducing the long time required for reconfiguration
• Avoiding the system from being inactive during reconfig-
uration (safe and robust reconfiguration)
• Interfacing between modules belonging to different con-
figurations
• Predictability (reliability and testability) of system oper-
ation
As introduced earlier, the main problem with switching
configurations is the long reconfiguration time. Overcoming
this would be one of the main objectives in the project. There
is a number of different approaches available (several of them
will be explored in our project):
1) Smaller Devices: Since the full reconfiguration time is
less for smaller devices, reconfiguration time can be reduced
by applying smaller devices. Moreover, by applying context
switching, we may be able to implement a full system in a
smaller device with the benefit of reduced cost and power
consumption. The drawback would be that the system would
have to be inactive during reconfiguration.
2) Bitstream Prefetching: An approach consisiting of hid-
ing of the reconfiguration time by prefetching the bitstream
[23].
3) Bitstream Compression: Bitstream compression would
be useful for reducing memory bottlenecks.
4) Hyperreconfiguration: Faster reconfiguration can be
achieved by applying a two step reconfiguration [22], [24].
The first step is used to find the reconfiguration potential of
the architecture (hyperreconfiguration) followed by a second
step where reconfiguration actually takes place.
5) Tuneable LUTs: Tuneable LUTs consists of having
two (or more) netlists (the configurations) merged into one
combined netlist. The basic idea of the tunable LUTs is that
you multiplex between the two functions, but instead of having
a physical multiplexer, the LUT-content is changed.
6) Overclocking: Clocking the bitstream interface at a
higher speed than the maximum clock frequency specified by
the FPGA vendor [25].
Fig. 3. Virtual FPGA.
7) Virtual FPGA: Virtual FPGA is based on designing a
multi-context “virtual” FPGA inside an ordinary FPGA [26]
– see Figure 3. We have earlier introduced an architecture for
context switching based on this idea that has been published
in [27], [28]. In these papers, we report about our design of an
architecture for switching between 16 different configurations
in a single clock cycle. Such a system would never achieve as
high clock frequency as a leading edge processor. However,
by applying massive parallel processing, the execution time
can still be less [13].
We have published a number of papers where virtual FPGA
is combined with evolvable hardware [19], [29], [30], [31],
[32]. The developed architectures also include a soft (MicroB-
laze) or hard (PowerPC) processor core. Even though a fast
processing can be achieved, the context switching architecture
requires much reconfigurable resources (in that way, this
architecture is prioritizing speed before cost and power con-
sumption). Due to the fine grain structure of FPGAs, we had
to focus on reconfiguring only a limited number of parameters
in the designed architectures to reduce the hardware overhead.
There is still a large potential for improving these systems
which could be addressed in this project.
8) Partial Reconfiguration: As FPGA devices are get-
ting bigger, the configuration bitstream becomes longer and
programming time increases. Thus, run-time reconfigurable
designs would benefit from having only a limited part of the
FPGA being context switched by partial reconfiguration. This
feature is available in some FPGAs where a selected number of
neighboring columns are programmed. This requires detailed
considerations for having no interruption at context switching
[33].
Another challenge is to limit the inter spatial partition data
transfer. That is, efficient communication between context
switched tasks. While the first FPGAs offering partial re-
configuration required complete columns of the device being
programmed, the more recent ones – including Xilinx Virtex-
4/5, require only a part of each column being programmed.
This makes interfacing between tasks and having uninterrupted
operation easier since some rows can be used for permanent
configurations. The smallest Virtex-5 device (LX30) consists
of 4 rows while the largest (LX330) consists of 12 rows.
Further, there have been introduced tools like PlanAhead that
make partial reconfiguration easier.
It is possible to reconfigure the Virtex devices internally
using the Internal Configuration Access Port (ICAP). This will
be applied in this project where also research will be under-
taken on efficient data routing and data storing between context
switching tasks [34]. We have already undertaken various
successful work with partial reconfiguration including change
of look-up table content [35] and internal reconfiguration with
ICAP by use of PlanAhead [36].
B. Platforms and Tools
The main barrier for applying partial run-time reconfigura-
tion in industrial applications seems to be the lack in tools
and methodologies. With the introduction of PlanAhead, the
vendor Xilinx has enormously simplified the design flow for
implementing reconfigurable systems but there are several
open issues that have not yet been solved. For example, the
island style reconfiguration scheme comprises a large waste
of logic as different modules could have different resource
requirements, and because modules cannot share the same
region, even if their resource requirements would allow this.
Furthermore, as the routing between the static system and the
dynamic modules is not constrained to physical wire resources,
the routing will in general differ on each implementation
of the static system. Consequently, in the wake of changes
in the static part, rerouting is required for all permutations
of placement position and module instance (i.e., a partial
module bitstream cannot be written to different positions of
the FPGA). Moreover, there exist no possibility to simulate
the reconfiguration of a system.
The work at the moment on reconfigurable systems are
usually based on problem specific coding. Thus, a goal of this
project is to come up with a tool and some general platforms
that could make context switching systems more accessible
for a larger number of users.
If the context switching is not deterministic, an operating
system may be needed to schedule hardware tasks [37].
However, for many of the applications, it would be possible
with a deterministic context switching. This will be our first
approach since online scheduling of tasks including control
of reconfigurable logic fragmentation would be much more
difficult. However, to have more general computing platforms,
this would become more necessary. We believe a general
computing platform will make reconfigurable technology more
accessible than it is today, and make it into a viable com-
plement to processor technology. The success of multitasking
in software is probably much because of the introduction of
widely used operating systems like Windows and Linux. If an
equivalent could be found across FPGA vendor technologies
by e.g. virtual FPGA, it would probably be an important step
towards more widely use of run-time reconfigurable hardware.
A part of the research will be on analyzing HW/SW parti-
tioning and how this can be undertaken in the most efficient
way. Much research related to communication technology is
either related to implementing software or hardware. However,
few projects are concerned about the integration of application
software, low level software and hardware. In the industry on
the other hand, much focus is given to this integration. Thus,
we would in this project like to address how hardware should
be designed to most effectively execute the software to be
implemented. More details about the project can be found in
[38].
IV. INITIAL APPROACHES
The initial work which will be described below has focused
on various aspects like reducing both the reconfiguration time
as well as the hardware overhead for run-time reconfiguration.
Further, efficient routing architectures have been introduced.
Many have been regarding the slow reconfiguration speed
as the main obstacle against runtime reconfigurable hardware.
Thus, we have started the project with addressing how to
reduce the reconfiguration time. This is partly achieved by
applying the latest FPGA technology providing higher density
and speed.
However, the trend for the latest devices tend towards
more logic and less routing resources that are also more
irregularly arranged compared to in previous architectures.
Thus, implementing an on-FPGA communication architecture
has become a challenge. Thus, in [39], an on-FPGA communi-
cation architecture that is especially tailored to Xilinx Virtex-5
FPGAs is introduced. The architecture – as seen in Figure 4,
contains a two-dimensional circuit switching network using
dedicated I/O bars. Multiplexers in the static part perform
the vertical routing while I/O bars carry out the routing in
horizontal direction. This allowes for modules being integrated
in a two-dimensional grid proving a data throughput of up to
several GB/s between reconfigurable modules.
It will be important that reconfiguration of an FPGA does
not damage the device by introducing short-circuits. Thus, we
have undertaken experiments to test how vulnerable FPGAs
are to short-circuits [40]. Despite the absence of tristate
buffers, short-circuits in the routing fabric of recent Xilinx
FPGAs may still occur. In these devices, the multiplexer based
implementation of switch matrices allows for connecting more
than one driver to a wire at the same time. Although not dam-
aging the device, it was shown by a test setup that increased
current consumption occured as a result of the problem. To
cope with the problem, a bitstream scanner algorithm has been
introduced to detect possible long term short-circuits. Fur-
thermore, it was proven that blanking a reconfigurable region
before writing a new configuration removes the occurrence of
short-circuits during the reconfiguration process.
One possible benefit of including reconfiguration is to save
logic resources. However, an overhead of additional resources
is often introduced for integrating reconfigurable parts with the
Fig. 4. Two-dimensional circuit switching network [39].
Fig. 5. PR link approach [41].
static system. By constraining the communication resources
between the static system and the partial regions, we have
proposed an architecture with no logic overhead [41]. The
concept has been demonstrated for a reconfigurable instruction
set for a processor. It is based on having all communication
with modules located in partial regions bound to dedicated
links – partial reconfiguration (PR) links. However, there do
not exist any constraints on routing resources in the Xilinx
vendor tools but it is possible to implement macros to restrict
the routing.
The project has a focus on applying the latest technology
in the experiments and in [43] we demonstrate a system
for partial run-time reconfiguration on Spartan-6 series FP-
GAs. Further, in [42] a two-dimensional obstacle free online-
routing for run-time reconfigurable FPGA-based systems is
introduced. In that work, we partitioned the FPGA routing
resources into distinct sets for implementing the static system,
the reconfigurable modules, and the communication between
them. By carefully selecting the resources for the latter set,
a circuit switching network has been directly implemented
within the routing fabric (i.e., no further logic resources are
used to switch the routing), such that modules can be placed
freely in a two-dimensional tiled reconfigurable area.
As the size of the FPGAs has become bigger, the time
Fig. 6. Simplified FPGA architecture hosting two encapsulated modules. Because of the strict encapsulation of modules into bounding boxes, wires leaving
either the static part or a particular module remain unusable. Only the reserved top-level path is allowed to cross module bounding box borders [42].
needed to compile a design also increases. Having a tool to
allow for physical implementation of a part of the device at a
time would reduce the development time. Thus, a component-
based based design flow is introduced in [44]. This allows
for modules being directly plugged together on an FPGA
without the need to run the logic synthesis or place & route
for the complete system. This would also make it easier for
users adding their own design to an existing design without
deep knowlewdge in the working of the other parts of the
system. However, such a design flow would require that the
components (IP cores) are encapsulated in bounding boxes
with only limited routing to other parts of the design, see
Figure 6. This has been addressed by relaxing the constraint
that the routing of a module has to be strictly bound into its
assigned bounding box. In [44], we demonstrated that wire
resources outside of such a bounding box can be used without
interfering other parts of the system and while still being able
to relocate modules to different positions on the FPGA.
V. CONCLUSION
This paper has described a new project focusing on context
switching reconfigurable hardware. It will target to make such
technology more applicable by introducing software as well
as hardware architectures to make it more feasible. Challenges
include addressing reconfiguration time and making the con-
text switching robust. The paper also introduced some of the
promising results of the project so far.
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